Multifunction Reconfigurable I/O

Multifunction Reconfigurable I/O User Manual (formerly known as the NI R Series Multifunction RIO User Manual)

PCI/PXI-7811, PCI/PXI-7813, PCI/PXI-7830, PCI/PXI-7831, PCI/PXI-7833, PCIe/PXI-7841, PCIe/PXI-7842, PCIe/PXI-7851, PCIe/PXI-7852, PXI-7853, and PXI-7854 Devices



October 2023 370489H-01

Worldwide Technical Support and Product Information

ni.com

National Instruments Corporate Headquarters

11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 683 0100

Worldwide Offices

Australia 1800 300 800, Austria 43 662 457990-0, Belgium 32 (0) 2 757 0020, Brazil 55 11 3262 3599, Canada 800 433 3488, China 86 21 5050 9800, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 358 (0) 9 725 72511, France 01 57 66 24 24, Germany 49 89 7413130, India 91 80 41190000, Israel 972 3 6393737, Italy 39 02 41309277, Japan 0120-527196, Korea 82 02 3451 3400, Lebanon 961 (0) 1 33 28 28, Malaysia 1800 887710, Mexico 01 800 010 0793, Netherlands 31 (0) 348 433 466, New Zealand 0800 553 322, Norway 47 (0) 66 90 76 60, Poland 48 22 328 90 10, Portugal 351 210 311 210, Russia 7 495 783 6851, Singapore 1800 226 5886, Slovenia 386 3 425 42 00, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 (0) 8 587 895 00, Switzerland 41 56 2005151, Taiwan 886 02 2377 2222, Thailand 662 278 6777, Turkey 90 212 279 3031, United Kingdom 44 (0) 1635 523545

For further support information, refer to the *Technical Support and Professional Services* appendix. To comment on NI documentation, refer to the NI Website at ni.com/info and enter the info code feedback.

© 2003–2023 National Instruments Corporation. All rights reserved.

Important Information

Warranty

The PCI/PCIe/PXI-7811/7813/7830/7831/7833/7841/7842/7851/7852/7853/7854 is warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments Corporation will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments Corporation software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments Corporation receives notice of such defects during the warranty period. National Instruments Corporation does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments Corporation will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments Corporation believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments Corporation reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments Corporation if errors are suspected. In no event shall National Instruments Corporation be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS CORPORATION MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS CORPORATION SHALL BE LIMITED TO THE AMOUNT THERETOFORE PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS CORPORATION WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments Corporation will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments Corporation must be brought within one year after the cause of action accrues. National Instruments Corporation shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments Corporation installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

National Instruments Corporation respects the intellectual property of others, and we ask our users to do the same. NI software is protected by copyright and other intellectual property laws. Where NI software may be used to reproduce software or other materials belonging to others, you may use NI software only to reproduce materials that you may reproduce in accordance with the terms of any applicable license or other legal restriction.

Trademarks

National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the *Terms of Use* section on ni.com/legal for more information about National Instruments trademarks.

Other product and company names mentioned herein are trademarks or trade names of their respective companies.

Members of the National Instruments Alliance Partner Program are business entities independent from National Instruments Corporation and have no agency, partnership, or joint-venture relationship with National Instruments Corporation.

Patents

For patents covering National Instruments Corporation products/technology, refer to the appropriate location: **Help**»**Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents.

WARNING REGARDING USE OF NATIONAL INSTRUMENTS CORPORATION PRODUCTS

(1) NATIONAL INSTRUMENTS CORPORATION PRODUCTS ARE NOT DESIGNED WITH COMPONENTS AND TESTING FOR A LEVEL OF RELIABILITY SUITABLE FOR USE IN OR IN CONNECTION WITH SURGICAL IMPLANTS OR AS CRITICAL COMPONENTS IN ANY LIFE SUPPORT SYSTEMS WHOSE FAILURE TO PERFORM CAN REASONABLY BE EXPECTED TO CAUSE SIGNIFICANT INJURY TO A HUMAN.

JOHT ON PAPELICATION, INCLUDING THE ABOVE, RELIABILITY OF OPERATION OF THE SOFTWARE PRODUCTS CAN BE IMPAIRED BY ADVERSE FACTORS, INCLUDING BUT NOT LIMITED TO FLUCTUATIONS IN ELECTRICAL POWER SUPPLY, COMPUTER HARDWARE MALFUNCTIONS, COMPUTER OPERATING SYSTEM SOFTWARE FITNESS, FITNESS OF COMPUTERS AND DEVELOPMENT SOFTWARE USED TO DEVELOP AN APPLICATION, INSTALLATION ERRORS, SOFTWARE AND HARDWARE COMPATIBILITY PROBLEMS, MALFUNCTIONS OR FAILURES OF ELECTRONIC MONITORING OR CONTROL DEVICES, TRANSIENT FAILURES OF ELECTRONIC SYSTEMS (HARDWARE AND HARDWARE COMPATIBILITY PROBLEMS, MALFUNCTIONS OR FAILURES OF ELECTRONIC MONITORING OR CONTROL DEVICES, TRANSIENT FAILURES OF ELECTRONIC SYSTEMS (HARDWARE AND/RASE), UNANTICIPATED USES OR MISUSES, OR ERRORS ON THE PART OF THE USER OR APPLICATIONS DESIGNER (ADVERSE FACTORS SUCH AS THESE ARE HEREAFTER COLLECTIVELY TERMED "SYSTEM FAILURES"). ANY APPLICATION WHERE A SYSTEM FAILURE WOULD CREATE A RISK OF HARM TO PROPERTY OR PERSONS (INCLUDING THE RISK OF SYSTEM FAILURE. TO AVOID DAMAGE, INJURY, OR DEATH, THE USER OR APPLICATION DESIGNER MUST TAKE REASONABLY PRUDENT STEPS TO PROTECT AGAINST SYSTEM FAILURES, INCLUDING BUT NOT LIMITED TO BACK-UP OR SHUT DOWN MECHANISMS. BECAUSE EACH END-USER SYSTEM IS CUSTOMIZED AND DIFFERS FROM NATIONAL INSTRUMENTS' TESTING PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS TRUNG PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS, THE USER OR APPLICATION PRODUCTS IN COMBINATION WITH OTHER PRODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION PRODUCTS IN COMBINATION WITH OTHER PRODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION PRODUCTS WHENEVER NATIONAL INSTRUMENTS CORPORATION PRODUCTS ARE

Contents

About This Manual

Conventionsi	ix
Related Documentation	х
Software Documentation	х
Device-Specific Documentation	xi
Additional Resources	

Chapter 1 Introduction

About the Reconfigurable I/O Device	1-1
Using PXI with CompactPCI	1-2
Overview of Reconfigurable I/O	1-3
Reconfigurable I/O Concept	1-3
Flexible Functionality	1-4
User-Defined I/O Resources	1-4
Device-Embedded Logic and Processing	1-4
Reconfigurable I/O Architecture	1-5
Reconfigurable I/O Applications	
Software Development	
LabVIEW FPGA Module	
LabVIEW Real-Time Module	1-7
Cables and Accessories	1-8
Custom Cabling	1-8

Chapter 2 Hardware Overview of the NI 78*xx*

NI 7811 Overview	2-3
NI 7813 Overview	2-3
NI 7830 Overview	2-3
NI 7831/7833 Overview	2-4
NI 784 <i>x</i> Overview	2-4
NI 785x Overview	2-4
Analog Input (NI 783 <i>x</i> /784 <i>x</i> /785 <i>x</i> Only)	2-4
Input Modes	
Input Range	
Connecting Analog Input Signals	
Types of Signal Sources	
Floating Signal Sources	
Ground-Referenced Signal Sources	
5	

Multifunction Reconfigurable I/O User Manual

Contents

Input Modes	2-8
Differential Connection Considerations (DIFF Input Mode)	2-10
Differential Connections for Ground-Referenced Signal Sources	2-11
Differential Connections for Nonreferenced or Floating Signal Sources	2-12
Single-Ended Connection Considerations	2-13
Single-Ended Connections for Floating Signal Sources (RSE Input Mode)	2-14
Single-Ended Connections for Grounded Signal Sources (NRSE I	nput
Mode)	2-15
Common-Mode Signal Rejection Considerations	
Analog Output	2-16
Connecting Analog Output Signals	
Digital I/O	2-17
Connecting Digital I/O Signals	
RTSI Trigger Bus	2-21
PXI Local Bus (PXI-781x/783x Only)	2-21
Switch Settings (NI 781x/783x Only)	2-23
+5 V Power Source	2-26
Device Fuse Replacement (NI 784x/785x Only)	2-27
PCI Express Device Disk Drive Power Connector	2-28
When to Use the Disk Drive Power Connector	2-28
Disk Drive Power Connector Installation	2-29
Field Wiring Considerations (NI 783x/784x/785x Only)	2-30

Chapter 3 Calibration (NI 783x/784x/785x Only)

•	-
Loading Calibration Constants	
Self-Calibration	
External Calibration	

Appendix A Connecting I/O Signals

Appendix B Using the SCB-68 Shielded Connector Block

Appendix C Technical Support and Professional Services

Glossary

About This Manual

This manual describes the electrical and mechanical aspects, as well as the programming and usage information, for the following devices:

- PCI/PXI-7811
- PCI/PXI-7813
- PCI/PXI-7830
- PCI/PXI-7831
- PCI/PXI-7833
- PCIe/PXI-7841
- PCIe/PXI-7842
- PCIe/PXI-7851
- PCIe/PXI-7852
- PXI-7853
- PXI-7854

Conventions

The following conventions appear in this manual:

	This icon denotes a note, which alerts you to important information.
	This icon denotes a caution, which advises you of precautions to take to avoid injury, data loss, or a system crash. When this symbol is marked on a product, refer to the <i>Read Me First: Safety and Electromagnetic Compatibility</i> document for information about precautions to take.
<u>/</u>	When symbol is marked on a product, it denotes a warning advising you to take precautions to avoid electrical shock.
	When symbol is marked on a product, it denotes a component that may be hot. Touching this component may result in bodily injury.
NI 78 <i>xx</i>	Refers to PCI/PXI-7811, PCI/PXI-7813, PCI/PXI-7831, PCI/PXI-7833, PCIe/PXI-7841, PCIe/PXI-7842, PCIe/PXI-7851, and PCIe/PXI-7852 devices.
NI 781 <i>x</i>	Refers to PCI/PXI-7811 and PCI/PXI-7813 devices.

Multifunction Reconfigurable I/O User Manual

About This Manual

NI 783 <i>x</i>	Refers to PCI/PXI-7831 and PCI/PXI-7833 devices.
NI 784 <i>x</i>	Refers to PCIe/PXI-7841 and PCIe/PXI-7842 devices.
NI 785 <i>x</i>	Refers to PCIe/PXI-7851 and PCIe/PXI-7852 devices.

Related Documentation

The following documents contain information that you may find helpful as you use this help file. Your documentation needs may vary depending on the hardware and software you use for your application.



Note Most manuals are available as PDFs. You must have Adobe Reader with Search and Accessibility 5.0.5 or later installed to view the PDFs. Refer to the Adobe Systems Incorporated Web site at www.adobe.com to download Adobe Reader. Refer to ni.com/docs for updated documentation resources.

Software Documentation

- LabVIEW FPGA documentation
 - *Getting Started with LabVIEW FPGA 8.x*—This KnowledgeBase, available at ni.com/kb, provides links to the top resources that can be used to assist in getting started with programming in LabVIEW FPGA.
 - FPGA Module book in the LabVIEW Help—Select Help»Search the LabVIEW Help in LabVIEW to view the LabVIEW Help. Browse the FPGA Module book in the Contents tab for information about using the FPGA Module to create VIs that run on your device.
 - LabVIEW FPGA Module Release and Upgrade Notes—Contains information about installing the LabVIEW FPGA Module, describes new features, and provides upgrade information. To access this document, refer to ni.com/docs. In LabVIEW 8.0 or later, you can also view the LabVIEW Manuals directory that contains this document by selecting Start» All Programs»National Instruments»LabVIEW»LabVIEW Manuals.
- LabVIEW Real-Time documentation
 - Getting Started with the LabVIEW Real-Time Module—Provides exercises to teach you how to develop a real-time project and VIs, from setting up RT targets to building, debugging, and deploying real-time applications. This document provides references to the

LabVIEW Help and other Real-Time Module documents for more information as you create the real-time application. To access this document, refer to ni.com/docs. In LabVIEW 8.0 or later, you can also view the LabVIEW Manuals directory that contains this document by selecting **Start**»**All Programs**»**National Instruments**»**LabVIEW**»**LabVIEW Manuals**.

- Real-Time Module book in the LabVIEW Help—Select Help»
 Search the LabVIEW Help in LabVIEW to view the LabVIEW Help. Browse the Real-Time Module book in the Contents tab for information about how to build deterministic applications using the LabVIEW Real-Time Module.
- LabVIEW Real-Time Module Release and Upgrade Notes—Includes information about system requirements, installation, configuration, new features and changes, and compatibility issues for the LabVIEW Real-Time Module. To access this document, refer to ni.com/docs. In LabVIEW 8.0 or later, you can also view the LabVIEW Manuals directory that contains this document by selecting Start» All Programs»National Instruments»LabVIEW»LabVIEW Manuals.

Device-Specific Documentation

- *Getting Started with R Series Multifunction RIO*—This document explains how to install and configure your device, and contains a tutorial that demonstrates how to begin taking a measurement using LabVIEW FPGA. This document is available at ni.com/docs.
- *Multifunction Reconfigurable I/O Specifications*—Lists the specifications of the NI 781*x*/783*x*/784*x*/785*x* devices. This document is available at ni.com/docs.

Additional Resources

The following documents contain information you might find helpful:

- NI Developer Zone tutorial, *Field Wiring and Noise Considerations for Analog Signals*, at ni.com/zone
- PICMG CompactPCI 2.0 R3.0
- PXI Hardware Specification Revision 2.1
- PXI Software Specification Revision 2.1
- *National Instruments Example Finder*—LabVIEW contains an extensive library of VIs and example programs for use with R Series devices. To access the NI Example Finder, open LabVIEW and select

Help»Find Examples, then select Hardware Input and Output» R Series.

• LabVIEW FPGA IPNet—Offers resources for browsing, understanding, and downloading LabVIEW FPGA functions or IP (Intellectual Property). Use this resource to acquire IP that you need for your application, download examples to help learn programming techniques, and explore the depth of IP offered by the LabVIEW FPGA platform. To access the LabVIEW FPGA IPNet, visit ni.com/ipnet.

1

Introduction

This chapter describes the concept and features of the Reconfigurable I/O (RIO) devices, optional software and equipment, and safety information.

About the Reconfigurable I/O Device

Table 1-1 lists an overview of the NI 78xx Multifunction Reconfigurable I/O devices.

Device	I/O Channels	FPGA	AI Sample Rate
PCI/PXI-7811	160 DIO	Virtex-II XC2V1000	—
PCI/PXI-7813	160 DIO	Virtex-II XC2V3000	—
PCI/PXI-7830	4 AI, 4 AO, 56 DIO	Virtex-II XC2V1000	200 kS/s
PCI/PXI-7831	8 AI, 8 AO, 96 DIO	Virtex-II XC2V1000	200 kS/s
PCI/PXI-7833	8 AI, 8 AO, 96 DIO	Virtex-II XC2V3000	200 kS/s
PCIe/PXI-7841	8 AI, 8 AO, 96 DIO	Virtex-5 LX30	200 kS/s
PCIe/PXI-7842	8 AI, 8 AO, 96 DIO	Virtex-5 LX50	200 kS/s
PCIe/PXI-7851	8 AI, 8 AO, 96 DIO	Virtex-5 LX30	750 kS/s
PCIe/PXI-7852	8 AI, 8 AO, 96 DIO	Virtex-5 LX50	750 kS/s
PXI-7853	8 AI, 8 AO, 96 DIO	Virtex-5 LX85	750 kS/s
PXI-7854	8 AI, 8 AO, 96 DIO	Virtex-5 LX110	750 kS/s

Table 1-1. NI 78xx devices Multifunction RIO Device Overview

A user-reconfigurable FPGA (Field-Programmable Gate Array) controls the digital I/O lines on the PCI/PXI-781*x*, and the digital and analog I/O lines on the device. The FPGA on your device allows you to define the functionality and timing of the device. You can change the functionality of the FPGA on your device in LabVIEW using the LabVIEW FPGA Module to create and download a custom virtual instrument (VI) to the FPGA. Using the FPGA Module, you can graphically design the timing and functionality of your device. If you only have LabVIEW but not the FPGA Module, you cannot create new FPGA VIs, but you can create VIs that run on Windows or a LabVIEW Real-Time (RT) target to control existing FPGA VIs.

Some applications require tasks such as real-time, floating-point processing or datalogging while performing I/O and logic on the device. You can use the LabVIEW Real-Time Module to perform these additional applications while communicating with and controlling your device.

The device contains Flash memory to store a startup VI for automatic loading of the FPGA when the system is powered on.

The device uses the Real-Time System Integration (RTSI) bus to easily synchronize several measurement functions to a common trigger or timing event. PCI devices access the RTSI bus through a RTSI cable connected between devices. PXI devices access the RTSI bus through the PXI trigger lines implemented on the PXI backplane.

Refer to the *Multifunction Reconfigurable I/O Specifications*, available at ni.com/docs, for detailed device specifications.

Using PXI with CompactPCI

Using PXI-compatible products with standard CompactPCI products is an important feature provided by *PXI Hardware Specification Revision 2.1* and *PXI Software Specification Revision 2.1*. If you use a PXI-compatible plug-in card in a standard CompactPCI chassis, you cannot use PXI-specific functions, but you still can use the basic plug-in card functions. For example, the RTSI bus on the R Series device is available in a PXI chassis but not in a CompactPCI chassis.

The CompactPCI specification permits vendors to develop sub-buses that coexist with the basic PCI interface on the CompactPCI bus. Compatible operation is not guaranteed between CompactPCI devices with different sub-buses nor between CompactPCI devices with sub-buses and PXI. The standard implementation for CompactPCI does not include these sub-buses. The device works in any standard CompactPCI chassis adhering to the *PICMG CompactPCI 2.0 R3.0* core specification.

PXI-specific features are implemented on the J2 connector of the CompactPCI bus. Table 1-2 lists the J2 pins used by the PXI-78xx. The NI 78xx is compatible with any CompactPCI chassis with a sub-bus that

does not drive these lines. Even if the sub-bus is capable of driving these lines, the device is still compatible as long as those pins on the sub-bus are disabled by default and are never enabled.



Caution Damage can result if the J2 lines are driven by the sub-bus.

PXI-78xx Signal	PXI Pin Name	PXI J2 Pin Number
PXI_Trig<07>	PXI Trigger<07>	A16, A17, A18, B16, B18, C18, E16, E18
PXI_Clk10	PXI Clock 10 MHz	E17
PXI_Star	PXI Star Trigger	D17
PXI_Lbl<012>*	LBL<012>	A1, A19, C1, C19, C20, D1, D2, D15, D19, E1, E2, E19, E20
PXI_Lbr<012>*	LBR<012>	A2, A3, A20, A21, B2, B20, C3, C21, D3, D21, E3, E15, E21
* PXI-781 <i>x</i> /783 <i>x</i> only	1	1

Table 1-2. Pins Used by the NI 78xx

Overview of Reconfigurable I/O

This section explains reconfigurable I/O and describes how to use the LabVIEW FPGA Module to build high-level functions in hardware.

Refer to Chapter 2, *Hardware Overview of the NI 78xx*, for descriptions of the I/O resources on the NI 78xx.

Reconfigurable I/O Concept

Multifunction Reconfigurable I/O devices are based on a reconfigurable FPGA core surrounded by fixed I/O resources for analog and digital input and output. You can configure the behavior of the reconfigurable FPGA to match the requirements of the measurement and control system. You can implement this user-defined behavior as an FPGA VI to create an application-specific I/O device.

Flexible Functionality

Flexible functionality allows the device to match individual application requirements and to mimic the functionality of fixed I/O devices. For example, you can configure a device in one application for three 32-bit quadrature encoders and then reconfigure the device in another application for eight 16-bit event counters.

You also can use the device with the LabVIEW Real-Time Module in timing and triggering applications, such as control and hardware-in-the-loop (HIL) simulations. For example, you can configure the device for a single timed loop in one application and then reconfigure the device in another application for four independent timed loops with separate I/O resources.

User-Defined I/O Resources

You can create your own custom measurements using the fixed I/O resources. For example, one application might require an event counter that increments when a rising edge appears on any of three digital input lines. With a PCI/PCIe/PXI-783x/784x/785x device, another application might require a digital line to be asserted after an analog input exceeds a programmable threshold. You can implement these behaviors in the hardware for fast, deterministic performance.

Device-Embedded Logic and Processing

You can implement LabVIEW logic and processing in the FPGA of your device. Typical logic functions include Boolean operations, comparisons, and basic mathematical operations. You can implement multiple functions efficiently in the same design, operating sequentially or in parallel. You also can implement more complex algorithms such as control loops. You are limited only by the size of the FPGA.

Reconfigurable I/O Architecture

Figure 1-1 shows an FPGA connected to fixed I/O resources and a bus interface. The fixed I/O resources include A/D converters (ADCs), D/A converters (DACs), and digital I/O lines.




Figure 1-1. High-Level FPGA Functional Overview

Software accesses the device through the bus interface, and the FPGA connects the bus interface and the fixed I/O to make possible timing, triggering, processing, and custom I/O measurements using the LabVIEW FPGA Module.

The FPGA logic provides timing, triggering, processing, and custom I/O measurements. Each fixed I/O resource used by the application uses a small portion of the FPGA logic that controls the fixed I/O resource. The bus interface also uses a small portion of the FPGA logic to provide software access to the device.

The remaining FPGA logic is available for higher-level functions such as timing, triggering, and counting. The functions use varied amounts of logic.

You can place useful applications in the FPGA. How much FPGA space your application requires depends on your need for I/O recovery, I/O, and logic algorithms. The FPGA does not retain the VI when the device is powered off, so you must reload the VI each time you power on the device. You can load the VI from onboard Flash memory or from software over the bus interface. One advantage to using Flash memory is that the VI can start executing almost immediately after power up, instead of waiting for the computer to completely boot and load the FPGA VI. Refer to the *LabVIEW Help* for more information about how to store your VI in Flash memory.

Reconfigurable I/O Applications

You can use the LabVIEW FPGA Module to create or acquire new VIs for your application. The FPGA Module allows you to define custom functionality for your device using a subset of LabVIEW functionality. Refer to the examples, available in LabVIEW by selecting **Help*Find Examples**, and then selecting **Hardware Input and Output*R Series**, for examples of FPGA VIs.

Software Development

You can use LabVIEW with the LabVIEW FPGA Module to program your device. To develop real-time applications that control your device, use LabVIEW with the LabVIEW Real-Time Module.

LabVIEW FPGA Module

The LabVIEW FPGA Module enables you to use LabVIEW to create VIs that run on the FPGA of the R Series target device. Use the FPGA Module VIs and functions to control the I/O, timing, and logic of your device and to generate interrupts for synchronization. Select **Help*Search the LabVIEW Help** to view the *LabVIEW Help*. In the *LabVIEW Help*, use the **Contents** tab to browse to the **FPGA Interface** book for more information about the FPGA Interface functions.

You can use Interactive Front Panel Communication to communicate directly with the FPGA VI running on the FPGA target. You can use Programmatic FPGA Interface Communication to programmatically control and communicate with FPGA VIs from host VIs.

Use the FPGA Interface functions when you target LabVIEW for Windows or an RT target to create host VIs that wait for interrupts and control the FPGA by reading and writing the FPGA VI running on your device.



Note If you use the device without the FPGA Module, you can use the RIO Device Setup utility, available by selecting **Start**»**All Programs**»**National Instruments**»

NI-RIO »RIO Device Setup to download precompiled FPGA VIs to the Flash memory of the device. This utility installs with NI-RIO. You also can use the utility to configure the analog input mode, to synchronize the clock on the device to the PXI clock (for PXI-78xx only), and to configure when the VI loads from Flash memory. For more information about using the RIO Device Setup utility, refer to the *RIO Device Setup Help*, found at Start»All Programs»National Instruments»NI-RIO» RIO Device Setup Help.

LabVIEW Real-Time Module

The LabVIEW Real-Time Module extends the LabVIEW development environment to deliver deterministic, real-time performance.

You can write host VIs that run in Windows or on RT targets to communicate with FPGA VIs that run on your device. You can develop real-time VIs with LabVIEW and the LabVIEW Real-Time Module, and then download the VIs to run on a hardware target with a real-time operating system. The LabVIEW Real-Time Module allows you to use your device in RT Series PXI systems being controlled in real time by a VI.

The PCI/PXI-781*x* is designed as a single-point DIO complement to the LabVIEW Real-Time Module. The PCI/PCIe/PXI-783*x*/784*x*/785*x* is designed as a single-point AI, AO, and DIO complement to the LabVIEW Real-Time Module. Refer to the *LabVIEW Help*, available by selecting **Help»Search the LabVIEW Help**, for more information about the LabVIEW Real-Time Module.

Cables and Accessories

NI offers a variety of products you can use with NI 78xx devices, including cables, connector blocks, and other accessories, as shown in Table 1-3.

	Co	nnector		
Cable	NI 781 <i>x</i>	NI 783x/ 784x/785x	Accessory	Description
SHC68-68-RMIO (NI Recommended)	_	0	SCB-68	High-performance shielded cable wired specifically for signal connection from the RMIO connector* to the SCB-68 terminal block to provide higher signal integrity and noise immunity.
SHC68-68-RDIO (NI Recommended)	0, 1, 2, 3	1, 2†	SCB-68	High-performance shielded cable wired specifically for signal connection from the RDIO connector [*] to the SCB-68 terminal block to provide higher signal integrity and noise immunity.
SH68-C68-S	0, 1, 2, 3	1, 2†	SCB-68	Basic shielded cable for signal connection from the RMIO or RDIO connector to the SCB-68 terminal block for noise reduction.
* For a diagram of the twisted pairs in the SHC68-68-RMIO and SHC68-68-RDIO cables and the signals to which they correspond, go to ni.com/info and enter the info code rdrmio.				

Table 1-3. Connectivity Options	Table 1	-3. Cor	nnectivity	Options
---------------------------------	---------	---------	------------	---------

[†] PCI/PXI-7830 does not have Connector 2.

Refer to Appendix A, *Connecting I/O Signals*, for more information about using these cables and accessories to connect I/O signals to your device. Refer to ni.com/products or contact the sales office nearest to you for the most current cabling options.

Custom Cabling

NI offers a variety of cables for connecting signals to your device. If you need to develop a custom cable, a nonterminated shielded cable is available from NI. The SHC68-NT-S connects to the NI 78xx VHDCI connectors on one end of the cable. The other end of the cable is not terminated. This cable

Chapter 1 Introduction

ships with a wire list identifying the wires that correspond to each NI-78xx pin. You can use this cable to quickly connect the NI 78xx signals that you need to the connector of your choice. Refer to Appendix A, *Connecting I/O Signals*, for the NI 78xx connector pinouts.

2

Hardware Overview of the NI 78*xx*

This chapter presents an overview of the hardware functions and I/O connectors on the Reconfigurable I/O (RIO) devices.

Figure 2-1 shows a block diagram for the NI 781*x*. Figure 2-2 shows a block diagram for the NI 7830. Figure 2-3 shows a block diagram for the NI 7831/7833/784*x*/785*x*.





Figure 2-1. NI 781*x* Block Diagram

© National Instruments Corporation






Figure 2-2. NI 7830 Block Diagram

Chapter 2 Hardware Overview of the NI 78xx




Figure 2-3. NI 7831/7833/784x/785x Block Diagram

NI 7811 Overview

The NI 7811 has 160 bidirectional DIO lines and a Virtex-II XC2V1000 FPGA.

NI 7813 Overview

The NI 7813 has 160 bidirectional DIO lines and a Virtex-II XC2V3000 FPGA.

NI 7830 Overview

The NI 7830 has four independent, 16-bit AI channels; four independent, 16-bit AO channels; 56 bidirectional DIO lines that you can configure individually for input or output; and a Virtex-II XC2V1000 FPGA.

NI 7831/7833 Overview

The NI 7831/7833 each have eight independent, 16-bit AI channels; eight independent, 16-bit AO channels; 96 bidirectional DIO lines that you can configure individually for input or output; and a Virtex-II XC2V3000 FPGA.

NI 784x Overview

The NI 784*x* each have eight independent, 16-bit AI channels; eight independent, 16-bit AO channels; and 96 bidirectional DIO lines that you can configure individually for input or output. The PXI-7841 has a Virtex-5 LX30 FPGA, and the PXI-7842 has a Virtex-5 LX50 FPGA.

NI 785x Overview

The NI 785*x* each have eight independent, 16-bit AI channels; eight independent, 16-bit AO channels; and 96 bidirectional DIO lines that you can configure individually for input or output. The PXI-7851 has a Virtex-5 LX30 FPGA, the PXI-7852 has a Virtex-5 LX50 FPGA, the PXI-7853 has a Virtex-5 LX85 FPGA, and the PXI-7854 has a Virtex-5 LX110 FPGA.

Analog Input (NI 783x/784x/785x Only)

You can sample NI 783x/784x/785x AI channels simultaneously or at different rates. The input mode is software configurable, and the input range is fixed at ± 10 V. The converters return data in two's complement format. Table 2-1 shows the ideal output code returned for a given AI voltage.

Input Description	AI Voltage	Output Code (Hex) (Two's Complement)
Full-scale range –1 LSB	9.999695	7FFF
Full-scale range –2 LSB	9.999390	7FFE
Midscale	0.000000	0000
Negative full-scale range +1 LSB	-9.999695	8001

Table 2-1	Ideal Output	Code and AL	Voltage Mapping
	iuoui ouipui		vonago mapping

Multifunction Reconfigurable I/O User Manual

Input Description	AI Voltage	Output Code (Hex) (Two's Complement)
Negative full-scale range	-10.000000	8000
Any input voltage	$\frac{Output \ Code}{32,768} \times 10.0 \ V$	

Table 2-1. Ideal Output Code and AI Voltage Mapping (Continued)

Input Modes

The NI 783*x*/784*x*/785*x* input mode is software configurable. The input channels support three input modes—differential (DIFF), referenced single ended (RSE), and nonreferenced single ended (NRSE). The selected input mode applies to all the input channels. Table 2-2 describes the three input modes.

Input Mode	Description
DIFF	When the NI $783x/784x/785x$ is configured in DIFF input mode, each channel uses two AI lines. The positive input pin connects to the positive terminal of the onboard instrumentation amplifier. The negative input pin connects to the negative input of the instrumentation amplifier.
RSE	When the NI 783 <i>x</i> /784 <i>x</i> /785 <i>x</i> is configured in RSE input mode, each channel uses only its positive AI pin. This pin connects to the positive terminal of the onboard instrumentation amplifier. The negative input of the instrumentation amplifier connects internally to the AI ground (AIGND).
NRSE	When the NI 783 <i>x</i> /784 <i>x</i> /785 <i>x</i> is configured in NRSE input mode, each channel uses only its positive AI pin. This pin connects to the positive terminal of the onboard instrumentation amplifier. The negative input of the instrumentation amplifier on each AI channel connects internally to the AISENSE input pin.

Table 2-2. Available Input Modes for the NI 783x/784x/785x

Input Range

The NI 783x/784x/785x AI range is fixed at ± 10 V.

Connecting Analog Input Signals

The AI signals for the NI 783*x*/784*x*/785*x* are AI<0..*n*>+, AI<0..*n*>-, AIGND, and AISENSE. For the NI 7830, *n*=4. For the NI 7831/7833/ 784*x*/785*x*, *n*=8. The AI<0..*n*>+ and AI<0..*n*>– signals are connected to the


Chapter 2 Hardware Overview of the NI 78xx

eight AI channels of the NI 783x/784x/785x. For all input modes, the AI<0..*n*>+ signals are connected to the positive input of the instrumentation amplifier on each channel. The signal connected to the negative input of the instrumentation amplifier depends on how you configure the input mode of the device.

In differential input mode, signals connected to AI < 0..n > - are routed to the negative input of the instrumentation amplifier for each channel. In RSE input mode, the negative input of the instrumentation amplifier for each channel is internally connected to AIGND. In NRSE input mode, the AISENSE signal is connected internally to the negative input of the instrumentation amplifier for each channel. In DIFF and RSE input modes, AISENSE is not used.

Caution Exceeding the differential and common-mode input ranges distorts the input signals. Exceeding the maximum input voltage rating can damage the NI 783x/784x/785x and the computer. NI is *not* liable for any damage resulting from such signal connections. The maximum input voltage ratings are listed in Table A-2, *NI 78xx I/O Signal Summary*.

AIGND is a common AI signal that is routed directly to the ground tie point on the NI 783x/784x/785x. You can use this signal for a general analog ground tie point to the device if necessary.



Connection of AI signals to the NI 783x/784x/785x depends on the input mode of the AI channels you are using and the type of input signal source. With different input modes, you can use the instrumentation amplifier in different ways. Figure 2-4 shows a diagram of the device instrumentation amplifier.




Figure 2-4. NI 783x/784x/785x Instrumentation Amplifier

The instrumentation amplifier applies common-mode voltage rejection and presents high input impedance to the AI signals connected to the NI 783x/784x/785x. Input multiplexers on the device route signals to the positive and negative inputs of the instrumentation amplifier. The instrumentation amplifier converts two input signals to a signal that is the difference between the two input signals. The amplifier output voltage is referenced to the device ground. The device ADC measures this output voltage when it performs A/D conversions.

You must reference all signals to ground either at the source device or at the NI 783x/784x/785x. If you have a floating source, reference the signal to ground by using RSE input mode or the DIFF input mode with bias resistors. Refer to the *Differential Connections for Nonreferenced or Floating Signal Sources* section of this chapter for more information about these input modes. If you have a grounded source, do not reference the signal to AIGND. You can avoid this reference by using DIFF or NRSE input modes.

Types of Signal Sources

When configuring the input channels and making signal connections, you must first determine whether the signal sources are floating or ground referenced. The following sections describe these two signal types.

Floating Signal Sources

A floating signal source is not connected to the building ground system but instead has an isolated ground-reference point. Some examples of floating signal sources are outputs of transformers, thermocouples, battery-powered devices, optical isolator outputs, and isolation amplifiers. An instrument or device that has an isolated output is a floating signal source. You must connect the ground reference of a floating signal to the NI 783*x*/784*x*/785*x* AIGND through a bias resistor to establish a local or onboard reference for the signal. Otherwise, the measured input signal varies as the source floats out of the common-mode input range.

Ground-Referenced Signal Sources

A ground-referenced signal source is connected to the building system ground, so it is already connected to a common ground point with respect to the NI 783x/784x/785x, assuming that the computer is plugged into the same power system. Instruments or devices with nonisolated outputs that plug into the building power system are ground referenced signal sources.

The difference in ground potential between two instruments connected to the same building power system is typically between 1 and 100 mV. This difference can be much higher if power distribution circuits are improperly connected. If a grounded signal source is improperly measured, this difference might appear as a measurement error. The connection instructions for grounded signal sources are designed to eliminate this ground potential difference from the measured signal.

Input Modes

The following sections discuss single-ended and differential measurements and considerations for measuring both floating and ground-referenced signal sources. Figure 2-5 summarizes the recommended input mode for both types of signal sources.




Figure 2-5. Summary of Analog Input Connections

© National Instruments Corporation

Multifunction Reconfigurable I/O User Manual

Differential Connection Considerations (DIFF Input Mode)

In DIFF input mode, the NI 783*x*/784*x*/785*x* device measures the difference between the positive and negative inputs. DIFF input mode is ideal for measuring ground-referenced signals from other devices. When using DIFF input mode, the input signal connects to the positive input of the instrumentation amplifier and its reference signal, or return, connects to the negative input of the instrumentation amplifier.


Use differential input connections for any channel that meets any of the following conditions:

- The input signal is low level (less than 1 V).
- The leads connecting the signal to the device are greater than 3 m (10 ft).
- The input signal requires a separate ground-reference point or return signal.
- The signal leads travel through noisy environments.


Differential signal connections reduce noise pickup and increase common-mode noise rejection. Differential signal connections also allow input signals to float within the common-mode limits of the instrumentation amplifier.

Differential Connections for Ground-Referenced Signal Sources

Figure 2-6 shows how to connect a ground-referenced signal source to a channel on the NI 783x/784x/785x configured in DIFF input mode.



2-11



With this connection type, the instrumentation amplifier rejects both the common-mode noise in the signal and the ground potential difference between the signal source and the NI 783x/784x/785x ground, shown as V_{cm} in Figure 2-6. In addition, the instrumentation amplifier can reject common-mode noise pickup in the leads connecting the signal sources to the device. The instrumentation amplifier can reject common-mode signals when V+_{in} and V-_{in} (input signals) are both within their specified input ranges. Refer to the *Multifunction Reconfigurable I/O Specifications*, available at ni.com/docs, for more information about input ranges.

Differential Connections for Nonreferenced or Floating Signal Sources

Figure 2-7 shows how to connect a floating signal source to a channel on the NI 783x/784x/785x configured in DIFF input mode.






Figure 2-7 shows two bias resistors connected in parallel with the signal leads of a floating signal source. If you do not use the resistors and the source is truly floating, the source might not remain within the common-mode signal range of the instrumentation amplifier, causing erroneous readings. You must reference the source to AIGND by connecting the positive side of the signal to the positive input of the instrumentation amplifier and connecting the negative side of the signal to AIGND and to the negative input of the instrumentation amplifier without resistors. This connection works well for DC-coupled sources with low source impedance, less than 100 Ω .

For larger source impedances, this connection leaves the differential signal path significantly out of balance. Noise that couples electrostatically onto the positive line does not couple onto the negative line because it is connected to ground. Hence, this noise appears as a differential-mode signal instead of a common-mode signal, and the instrumentation amplifier does not reject it. In this case, instead of directly connecting the negative line to AIGND, connect it to AIGND through a resistor that is about 100 times the equivalent source impedance. The resistor puts the signal path nearly in balance. About the same amount of noise couples onto both connections, which yields better rejection of electrostatically coupled noise. Also, this input mode does not load down the source, other than the very high-input impedance of the instrumentation amplifier.

You can fully balance the signal path by connecting another resistor of the same value between the positive input and AIGND, as shown in Figure 2-7. This fully balanced input mode offers slightly better noise rejection but has the disadvantage of loading down the source with the series combination (sum) of the two resistors. If, for example, the source impedance is 2 k Ω and each of the two resistors is 100 k Ω , the resistors load down the source with 200 k Ω and produce a -1% gain error.

Both inputs of the instrumentation amplifier require a DC path to ground for the instrumentation amplifier to work. If the source is AC coupled (capacitively coupled), the instrumentation amplifier needs a resistor between the positive input and AIGND. If the source has low-impedance, choose a resistor that is large enough not to significantly load the source but small enough not to produce significant input offset voltage as a result of input bias current, typically 100 k Ω to 1 M Ω . In this case, connect the negative input directly to AIGND. If the source has high output impedance, balance the signal path as previously described using the same value resistor on both the positive and negative inputs. Loading down the source causes some gain error.

Single-Ended Connection Considerations

When an NI 783*x*/784*x*/785*x* AI signal is referenced to a ground that can be shared with other input signals, it forms a single-ended connection. The input signal connects to the positive input of the instrumentation amplifier and the ground connects to the negative input of the instrumentation amplifier.

You can use single-ended input connections for any input signal that meets the following conditions:

• The input signal is high-level (>1 V).

2-13

- The leads connecting the signal to the device are less than 3 m (10 ft).
- The input signal can share a common reference point with other signals.

Use DIFF input connections for greater signal integrity for any input signal that does not meet the preceding conditions.

Multifunction Reconfigurable I/O User Manual

You can configure the NI 783*x*/784*x*/785*x* device channels in software for RSE or NRSE input modes. Use the RSE input mode for floating signal sources. In this case, the device provides the reference ground point for the external signal. Use the NRSE input mode for ground-referenced signal sources. In this case, the external signal supplies its own reference ground point and the device should not supply one.

In single-ended input modes, electrostatic and magnetic noise couples into the signal connections more than in differential input modes. The coupling is the result of differences in the signal path. Magnetic coupling is proportional to the area between the two signal conductors. Electrical coupling is a function of how much the electric field differs between the two conductors.

Single-Ended Connections for Floating Signal Sources (RSE Input Mode)

Figure 2-8 shows how to connect a floating signal source to a channel on the NI 783x/784x/785x configured for RSE input mode.




Figure 2-8. Single-Ended Input Connections for Nonreferenced or Floating Signals

Single-Ended Connections for Grounded Signal Sources (NRSE Input Mode)

To measure a grounded signal source with a single-ended input mode, you must configure the NI 783x/784x/785x in the NRSE input mode. Then connect the signal to the positive input of the NI 783x/784x/785x instrumentation amplifier and connect the signal local ground reference to the negative input of the instrumentation amplifier. The ground point of the signal should be connected to AISENSE. Any potential difference between the NI 783x/784x/785x ground and the signal ground appears as a common-mode signal at both the positive and negative inputs of the instrumentation amplifier. The instrumentation amplifier rejects this difference. If the input circuitry of a NI 783x/784x/785x is referenced to ground in RSE input mode, this difference in ground potentials appears as an error in the measured voltage.

Figure 2-9 shows how to connect a grounded signal source to a channel on the NI 783x/784x/785x configured for NRSE input mode.




Figure 2-9. Single-Ended Input Connections for Ground-Referenced Signals

Common-Mode Signal Rejection Considerations

Figure 2-6 and Figure 2-9 show connections for signal sources that are already referenced to some ground point with respect to the NI 783x/784x/785x. In these cases, the instrumentation amplifier can reject any voltage caused by ground potential differences between the signal source and the device. With differential input connections, the instrumentation amplifier can reject common-mode noise pickup in the leads connecting the signal sources to the device. The instrumentation amplifier can reject common-mode signals when V+_{in} and V-_{in} (input signals) are both within their specified input ranges. Refer to the *Multifunction Reconfigurable I/O Specifications*, available at ni.com/ docs, for more information about input ranges.

Analog Output

The bipolar output range of the NI 783x/784x/785x AO channels is fixed at ± 10 V. Some applications require that the AO channels power on to known voltage levels. To set the power-on levels, you can configure the NI 783x/784x/785x to load and run a VI when the system powers on. The VI can set the AO channels to the desired voltage levels. The VI interprets data written to the DAC in two's complement format. Table 2-3 shows the ideal AO voltage generated for a given input code.

Output Description	AO Voltage	Input Code (Hex) (Two's Complement)
Full-scale range –1 LSB	9.999695	7FFF
Full-scale range –2 LSB	9.999390	7FFE
Midscale	0.000000	0000
Negative full-scale range, +1 LSB	-9.999695	8001
Negative full-scale range	-10.000000	8000
Any output voltage		$\frac{AO \ Voltage}{10.0 \ V} \times 32,768$

Table 2-3. Ideal Output Voltage and Input Code Mapping



Note If your VI does not set the output value for an AO channel, then the AO channel voltage output will be undefined.

Connecting Analog Output Signals

The AO signals are AO <0..*n*> and AOGND.

AO <0..*n*> are the AO channels. AOGND is the ground reference signal for the AO channels.

Figure 2-10 shows how to make AO connections to the NI 783x/784x/785x.




Figure 2-10. Analog Output Connections

Digital I/O

You can configure the NI 78xx DIO lines individually for either input or output. When the system powers on, the DIO lines are at high impedance. To set another power-on state, you can configure the NI 78xx to load a VI when the system powers on. The VI can then set the DIO lines to any power-on state.

Connecting Digital I/O Signals

The DIO signals on the NI 78xx RDIO connectors are DGND and DIO<0...39>. The DIO signals on the NI 783x/784x/785x RMIO connector are DGND and DIO<0...15>. The DIO<0...n> signals make up the DIO port and DGND is the ground reference signal for the DIO port. The NI 781x has four RDIO connectors for a total of 160 DIO lines. The NI 7830 has one RMIO and one RDIO connector for a total of 56 DIO lines. The

NI 7831/7833/784*x*/785*x* has one RMIO and two RDIO connectors for a total of 96 DIO lines.

Refer to Figure A-1, *NI 781x Connector Pin Assignments and Locations*, for the connector locations and the I/O connector pin assignments on the NI 781*x*. Refer to Figure A-2, *NI 783x/784x/785x Connector Pin Assignments and Locations*, for the connector locations and the I/O connector pin assignments on the NI 783*x*/784*x*/785*x*.

The DIO lines on the NI 78xx support various logic levels. When configured as inputs, they can receive signals from 5 V TTL, 3.3 V LVTTL, 5 V CMOS, and 3.3 V LVCMOS devices. When configured as outputs, they can send signals to 5 V TTL, 3.3 V LVTTL, and 3.3 V LVCMOS devices. Because the digital outputs provide a nominal output swing of 0 to 3.3 V (3.3 V TTL), the DIO lines cannot drive 5 V CMOS logic levels. To interface to 5 V CMOS devices, you must provide an external pull-up resistor to 5 V. This resistor pulls up the 3.3 V digital output from the NI 78xx to 5 V CMOS logic levels. Refer to the *Multifunction Reconfigurable I/O Specifications*, available at ni.com/docs, for detailed DIO specifications.

Note 5 V is not supported on all NI 78xx products. See the datasheet & specification of your product by going to ni.com/shop/category/multifunction-io.html.



Caution Exceeding the maximum input voltage ratings, listed in Table A-2, *NI 78xx I/O Signal Summary*, can damage the NI 78*xx* and the computer. NI is *not* liable for any damage resulting from such signal connections.



Caution Do *not* short the DIO lines of the NI 78xx directly to power or to ground. Doing so can damage the NI 78xx by causing excessive current to flow through the DIO lines.

You can connect multiple NI 78xx digital output lines in parallel to provide higher current sourcing or sinking capability. If you connect multiple digital output lines in parallel, your application must drive all of these lines simultaneously to the same value. If you connect digital lines together and drive them to different values, excessive current can flow through the DIO lines and damage the NI 78xx. Refer to the *Multifunction Reconfigurable I/O Specifications*, available at ni.com/docs, for more information about DIO specifications. Figure 2-11 shows signal connections for three typical DIO applications.

Chapter 2 Hardware Overview of the NI 78xx




Figure 2-11. Example Digital I/O Connections

Figure 2-11 shows DIO<0..3> configured for digital input and DIO<4..7> configured for digital output. Digital input applications include receiving TTL, LVTTL, CMOS, or LVCMOS signals and sensing external device states, such as the state of the switch shown in Figure 2-11. Digital output applications include sending TTL or LVCMOS signals and driving external devices, such as the LED shown in Figure 2-11.

The NI 78*xx* SHC68-68-RDIO cable contains individually shielded bundles that route each digital signal on an individually shielded pair of wires, and each signal is twisted with its own wire to digital ground.

The SHC68-68-RDIO was designed specifically for R Series devices and is the NI-recommended cable for digital applications. If you are using the SH68-C68-S cable, however, please note the following considerations.

The SH68-C68-S shielded cable contains 34 twisted pairs of conductors. To maximize the digital I/O available on the NI 78xx, some of the DIO lines are twisted with power or ground and some DIO lines are twisted with other DIO lines. To obtain maximum signal integrity, place edge-sensitive or high-frequency digital signals on the DIO lines that are paired with power or ground. Because the DIO lines that are twisted with other DIO lines can couple noise onto each other, use these lines for static signals or non-edge-sensitive, low-frequency digital signals. Examples of high-frequency or edge-sensitive signals include clock, trigger, pulse-width modulation (PWM), encoder, and counter signals. Examples of static signals or non-edge-sensitive, low-frequency signals include LEDs, switches, and relays. Table 2-4 summarizes these guidelines.

Device	Digital Lines	SH68-C68-S Shielded Cable Signal Pairing	Recommended Types of Digital Signals
NI 781 <i>x</i>	DIO<027>	DIO line paired with power or ground	All types—high-frequency or low-frequency signals, edge-sensitive or non-edge-sensitive signals
	DIO<2839>	DIO line paired with another DIO line	Static signals or non-edge-sensitive, low-frequency signals
NI 783 <i>x</i> , NI 784 <i>x</i> , NI 785 <i>x</i>	Connector 0, DIO<07>; Connector 1, DIO<027>; Connector 2, DIO<027>	DIO line paired with power or ground	All types—high-frequency or low-frequency signals, edge-sensitive or non-edge-sensitive signals
	Connector 0, DIO<815>; Connector 1, DIO<2839>; Connector 2, DIO<2839>	DIO line paired with another DIO line	Static signals or non-edge-sensitive, low-frequency signals

RTSI Trigger Bus

The NI 78xx can send and receive triggers through the RTSI trigger bus. The RTSI bus provides eight shared trigger lines that connect to all the devices on the bus. In PXI, the trigger lines are shared between all the PXI slots in a bus segment. In PCI, the RTSI bus is implemented through a ribbon cable connected to the RTSI connector on each device that needs to access the RTSI bus.

You can use the RTSI trigger lines to synchronize the NI 78xx to any other device that supports RTSI triggers. On the PCI-781x/783x and PCIe-784x/785x, the RTSI trigger lines are labeled RTSI/RTSI<0..6> and RTSI/RTSI7. On the PXI-78xx, the RTSI trigger lines are labeled PXI/PXI_Trig<0..7>. In addition, the PXI-78xx can use the PXI star trigger line to send or receive triggers from a device plugged into Slot 2 of the PXI chassis. The PXI star trigger line on the PXI-78xx is PXI/PXI_Star.

The NI 78xx can configure each RTSI trigger line either as an input or an output signal. Because each trigger line on the RTSI bus is connected in parallel to all the other RTSI devices on the bus, only one device should drive a particular RTSI trigger line at a time. For example, if one PXI-78xx is configured to send out a trigger pulse on PXI/PXI_Trig0, the remaining devices on that PXI bus segment must have PXI/PXI_Trig0 configured as an input.



Caution Do *not* drive the same RTSI trigger bus line with the NI 78xx and another device simultaneously. Such signal driving can damage both devices. NI is *not* liable for any damage resulting from such signal driving.

For more information on using and configuring triggers, select **Help**» Search the LabVIEW Help in LabVIEW to view the LabVIEW Help. Refer to the PXI Hardware Specification Revision 2.1 and PXI Software Specification Revision 2.1 at www.pxisa.org for more information about PXI triggers.

PXI Local Bus (PXI-781x/783x Only)

The PXI-781*x*/783*x* can communicate with other PXI devices using the PXI local bus. The PXI local bus is a daisy-chained bus that connects each PXI peripheral slot with its adjacent peripheral slot on either side. For example, the right local bus lines from a PXI peripheral slot connect to the left local bus lines of the adjacent slot on the right. Each local bus is 13 lines wide. All of these lines connect to the FPGA on the PXI-781*x*/783*x*. The

PXI local bus right lines on the PXI-781*x*/783*x* are PXI/PXI_Lbr<0..12>. The PXI local bus left lines on the PXI-781*x*/783*x* are PXI/PXI_Lbl<0..12>.

The PXI-781*x*/783*x* can configure each PXI local bus line either as an input or an output signal. Only one device can drive the same physical local bus line at a time. For example, if the PXI-781*x*/783*x* is configured to drive a signal on PXI/PXI_Lbr 0, the device in the slot immediately to the right must have its PXI/PXI_Lbl 0 line configured as an input.

Caution Do *not* drive the same PXI local bus line with the PXI-781x/783x and another device simultaneously. Such signal driving can damage both devices. NI is *not* liable for any damage resulting from such signal driving.


The PXI-781*x*/783*x* local bus lines are only compatible with 3.3 V signaling LVTTL and LVCMOS levels.



Caution Do *not* enable the local bus lines on an adjacent device if the device drives anything other than 0-3.3V LVTTL signal levels on the PXI-781*x*/783*x*. Enabling the lines in this way can damage the PXI-781*x*/783*x*. NI is *not* liable for any damage resulting from enabling such lines.

The left local bus lines from the left peripheral slot of a PXI backplane (Slot 2) are routed to the star trigger lines of up to 13 other peripheral slots in a two-segment PXI system. This configuration provides a dedicated, delay-matched trigger signal between the first peripheral slot and the other peripheral slots for precise trigger timing signals. For example—as shown in Figure 2-12—an PXI-781x/783x in Slot 2 can send an independent trigger signal to each device plugged into Slots <3..15> using the PXI/PXI_Lbl<0..12>. Each device receives its trigger signal on its own dedicated star trigger line.

Caution Do *not* configure the NI 781x/783x and another device to drive the same physical star trigger line simultaneously. Such signal driving can damage the NI 781x/783x and the other device. NI is *not* liable for any damage resulting from such signal driving.



2-23

Figure 2-12. PXI Star Trigger Connections in a PXI Chassis

Refer to the *PXI Hardware Specification Revision 2.1* and *PXI Software Specification Revision 2.1* at www.pxisa.org for more information about PXI triggers.

Switch Settings (NI 781x/783x Only)

Refer to Figure 2-13 for the location of switches on the PCI-781*x* and Figure 2-14 for the location of switches on the PXI-781*x*. Refer to Figure 2-15 for the location of switches on the PCI-783*x* and Figure 2-16 for the location of switches on the PXI-783*x*. For normal operation, SW1 is in the OFF position. To prevent a VI stored in Flash memory from loading to the FPGA at power up, move SW1 to the ON position, as shown in Figure 2-17.



Note SW2 and SW3 are not connected.

Chapter 2 Hardware Overview of the NI 78xx




Figure 2-13. Switch Location on the PCI-781*x*




Figure 2-14. Switch Location on the PXI-781*x*




Figure 2-15. Switch Location on the PCI-783*x*




Figure 2-16. Switch Location on the PXI-783*x*

Chapter 2 Hardware Overview of the NI 78xx




Figure 2-17. Switch Settings

Complete the following steps to prevent a VI stored in Flash memory from loading to the FPGA:

- 1. Power off and unplug the PXI/CompactPCI chassis or PCI computer.
- 2. Remove the NI 781*x*/783*x* from the PXI/CompactPCI chassis or PCI computer.
- 3. Move SW1 to the ON position, as shown in Figure 2-17b.
- 4. Reinsert the NI 781x/783x into the PXI/CompactPCI chassis or PCI computer. Refer to the *Installing the Hardware* section of the *Getting Started with R Series Multifunction RIO* document for installation instructions.
- 5. Plug in and power on the PXI/CompactPCI chassis or PCI computer.

After completing this procedure, a VI stored in Flash memory does not load to the FPGA at power-on. You can use software to configure the NI 78*xx*, if necessary. To return to the defaults of loading from Flash memory, repeat the previous procedure but return SW1 to the OFF position in step 3. You can use this switch to enable/disable the ability to load from Flash memory. In addition to this switch, you must configure the NI 78*xx* with the software to autoload an FPGA VI.

Note When the NI 781x/783x is powered on with SW1 in the ON position, the analog circuitry does not return properly calibrated data. Move the switch to the ON position only while you are using software to reconfigure the NI 781x/783x for the desired power-up behavior. Afterward, return SW1 to the OFF position.

+5 V Power Source

R

The +5 V terminals on the I/O connector supply +5 V referenced to DGND. Use these terminals to power external circuitry.

Newer revision NI 781x/783x devices have a traditional fuse to protect the supply from overcurrent conditions. This fuse is not customer-replaceable; if the fuse permanently opens, return the device to NI for repair.

Older revision NI 781x/783x devices have a self-resetting fuse to protect the supply from overcurrent conditions. This fuse resets automatically within a few seconds after the overcurrent condition is removed. For more information about the self-resetting fuse and precautions to take to avoid improper connection of +5 V and ground terminals, refer to the KnowledgeBase document, *Self-Resetting Fuse Additional Information*, by going to ni.com/info and entering the info code pptc.

(NI 784x/785x Devices) All NI 784x/785x devices have a user-replaceable socketed fuse to protect the supply from overcurrent conditions. When an overcurrent condition occurs, check your cabling to the +5 V terminals and replace the fuse as described in the *Device Fuse Replacement (NI 784x/785x Only)* section.



Caution Never connect the +5 V power terminals to analog or digital ground or to any other voltage source on the NI 78xx device or any other device. Doing so can damage the device and the computer. NI is *not* liable for damage resulting from such a connection.

The power rating on most devices is +4.75 to +5.25 VDC at 1 A.

Refer to the *Multifunction Reconfigurable I/O Specifications* document, available at ni.com/docs, to obtain the power rating for your device.

Device Fuse Replacement (NI 784x/785x Only)


NI 784x/785x devices have a replaceable fuse, Littelfuse part number 0453004, that protects the device from overcurrent through the power connector.


To replace a blown fuse in the NI 784x/785x, complete the following steps:

- 1. Power down and unplug the computer or PXI chassis.
- 2. Remove the PCI/PCI Express device from the expansion slot on the computer, or the PXI device from the PXI slot in the PXI chassis.

3.

locations.





Replace the blown fuse while referring to Figure 2-18 for the fuse

4. Reinstall the PCI, PCI Express, or PXI device into the computer or PXI chassis.

PCI Express Device Disk Drive Power Connector

(PCle-784x/785x Devices) The disk drive power connector is a four-pin hard drive connector on PCI Express devices that, when connected, increases the current the device can supply on the +5 V terminal.

When to Use the Disk Drive Power Connector

PCI Express R Series devices without the disk drive power connector installed perform identically to other R Series devices for most applications and with most accessories. For most applications, it is not necessary to install the disk drive power connector.

However, you should install the disk drive power connector in either of the following situations:

- You need more power than listed in the device specifications
- You are using an R Series accessory with no external power supply, such as the cRIO-9151

Refer to the specifications document for your device for more information about PCI Express power requirements and power limits.

Disk Drive Power Connector Installation

Before installing the disk drive power connector, you must install and set up the R Series PCI Express device as described in the *Getting Started with R Series Multifunction RIO* document. Complete the following steps to install the disk drive power connector.

- 1. Power off and unplug the computer.
- 2. Remove the computer cover.
- 3. Attach the PC disk drive power connector to the disk drive power connector on the device, as shown in Figure 2-19.

Note The power available on the disk drive power connectors in a computer can vary. For example, consider using a disk drive power connector that is not in the same power chain as the hard drive.




Figure 2-19. Connecting to the Disk Drive Power Connector

- 4. Replace the computer cover, and plug in and power on the computer.
- 5. Use the NI 78xx Calibration Utility to run a self-calibration on the PCIe-784x/785x device. Refer to the *Self-Calibration* section of Chapter 3, *Calibration (NI 783x/784x/785x Only)*, for more information.

Note Connecting or disconnecting the disk drive power connector can affect the analog performance of your device. To compensate for this, NI recommends that you self-calibrate after connecting or disconnecting the disk drive power connector.

 \mathbb{N}

 \mathbb{N}

Field Wiring Considerations (NI 783x/784x/785x Only)

Environmental noise can seriously affect the measurement accuracy of the device if you do not take proper care when running signal wires between signal sources and the device. The following recommendations mainly apply to AI signal routing to the device, as well as signal routing in general.

Take the following precautions to minimize noise pickup and maximize measurement accuracy:

- Use differential AI connections to reject common-mode noise.
- Use individually shielded, twisted-pair wires to connect AI signals to the device. With this type of wire, the signals attached to the positive and negative inputs are twisted together and then covered with a shield. You then connect this shield only at one point to the signal source ground. This kind of connection is required for signals traveling through areas with large magnetic fields or high electromagnetic interference.
- Route signals to the device carefully. Keep cabling away from noise sources. The most common noise source in a PXI DAQ system is the video monitor. Keep the monitor and the analog signals as far apart as possible.

Use the following recommendations for all signal connections to the NI 783x/784x/785x:

- Separate NI 783*x*/784*x*/785*x* signal lines from high-current or high-voltage lines. These lines can induce currents in or voltages on the device signal lines if they run in parallel paths at a close distance. To reduce the magnetic coupling between lines, separate them by a reasonable distance if they run in parallel or run the lines at right angles to each other.
- Do *not* run signal lines through conduits that also contain power lines.
- Protect signal lines from magnetic fields caused by electric motors, welding equipment, breakers, or transformers by running them through special metal conduits.

Refer to the NI Developer Zone tutorial, *Field Wiring and Noise Considerations for Analog Signals*, at ni.com/zone for more information.

Calibration (NI 783x/784x/785x Only)

Calibration is the process of determining and/or adjusting the accuracy of an instrument to minimize measurement and output voltage errors. On the NI 783*x*/784*x*/785*x*, onboard calibration DACs (CalDACs) correct these errors. Because the analog circuitry handles calibration, the data read from the AI channels or written to the AO channels in the FPGA VI is already calibrated.

Three levels of calibration are available for the NI 783x/784x/785x to ensure the accuracy of its analog circuitry. The first level, loading calibration constants, is the fastest, easiest, and least accurate. The intermediate level, internal self-calibration, is the preferred method of assuring accuracy in your application. The last level, external calibration, is the slowest, most difficult, and most accurate.

Loading Calibration Constants

The NI 783x/784x/785x is factory calibrated before shipment at approximately 25 °C to the levels indicated in the device specifications. Refer to the *Multifunction Reconfigurable I/O Specifications*, available at ni.com/docs, for more information calibration levels. The onboard nonvolatile Flash memory stores the calibration constants for the device. Calibration constants are the values that were written to the CalDACs to achieve calibration in the factory. The NI 783x/784x/785x hardware reads these constants from the Flash memory and loads them into the CalDACs at power-on. This occurs before you load a VI into the FPGA.

Self-Calibration

With self-calibration, the NI 783*x*/784*x*/785*x* can internally measure and correct almost all of its calibration-related errors without any external signal connections. NI provides software to perform an self-calibration. This internal self-calibration process, which generally takes less than two minutes, is the preferred method of assuring accuracy in your application. Self-calibration minimizes the effects of any offset and gain

drifts, particularly those due to changes in temperature. During the self-calibration process, the AI and AO channels are compared to the device onboard voltage reference. The offset and gain errors in the analog circuitry are calibrated out by adjusting the CalDACs to minimize these errors.

Note The NI 78xx Calibration Utility does not support NI 781x devices.

If you have NI-RIO installed, you can find the self-calibration utility at **Start»All Programs»National Instruments»NI-RIO*Calibrate 78xx Device**. *Device* is the PXI-783*x*/784*x*/785*x* or PCI-783*x* device.

Immediately after self-calibration, the only significant residual calibration error is gain error due to time and temperature drift of the onboard voltage reference. You can minimize gain errors by performing an external calibration. If you are primarily taking relative measurements, then you can ignore a small amount of gain error and self-calibration is sufficient.

The Flash memory on the NI 783x/784x/785x stores the results of a self-calibration so the CalDACs automatically load with the newly calculated calibration constants the next time the device is powered on.

External Calibration

An external calibration refers to calibrating your device with a known external reference rather than relying on the onboard reference. The NI 783x/784x/785x has an onboard calibration reference to ensure the accuracy of self-calibration. The reference voltage is measured at the factory and stored in the Flash memory for subsequent self-calibrations. Externally calibrate the device annually or more often if you use it at extreme temperatures.

During the external calibration process, the onboard reference value is re-calculated. This compensates for any time or temperature drift-related errors in the onboard reference that might have occurred since the last calibration. You can save the results of the external calibration process to Flash memory so that the NI 783x/784x/785x loads the new calibration constants the next time it is powered on. The device uses the newly measured onboard reference level for subsequent self-calibrations.

To externally calibrate your device, use an external reference several times more accurate than the device itself. For more information on externally calibrating your device, refer to the *NI* 783xR/784xR/785xR Calibration *Procedure for NI-RIO*, found on ni.com/docs.



Connecting I/O Signals

This appendix describes how to make input and output signal connections to the NI 78xx I/O connectors.

Figure A-1 shows the I/O connector pin assignments and locations for PCI-7811/7813 and PXI-7811/7813.

Figure A-2 shows the I/O connector pin assignments and locations for PCI-7830/7831/7833, PCIe-7841/7842/7851/7852, and the PXI-7830/7831/7833/7841/7842/7851/7852/7853/7854.



Note The PXI-7830 and PCI-7830 do not have Connector 2 (RDIO).






Figure A-1. NI 781x Connector Pin Assignments and Locations




Figure A-2. NI 783x/784x/785x Connector Pin Assignments and Locations

Multifunction Reconfigurable I/O User Manual

Appendix A Connecting I/O Signals

To access the signals on the I/O connectors, you must connect a cable from the I/O connector to a signal accessory. Plug the small VHDCI connector end of the cable into the appropriate I/O connector and connect the other end of the cable to the appropriate signal accessory.

Signal Name	Reference	Direction	Description
+5V	DGND	Output	+5 VDC Source—These pins supply 5 V from the computer power supply. For more information on the +5V terminals, refer to the +5 V Power Source section in Chapter 2, Hardware Overview of the NI 78xx.
Analog Signals (NI 783x/784x/	785x Only)		
AI<07>+	AIGND	Input	Positive input for Analog Input channels 0 through 7.
AI<07>-	AIGND	Input	Negative input for Analog Input channels 0 through 7.
AIGND	_	_	Analog Input Ground—These pins are the reference point for single-ended measurements in RSE configuration and the bias current return point for differential measurements. All three ground references—AIGND, AOGND, and DGND—are connected to each other on the NI 783x/784x/785x.
AISENSE	AIGND	Input	Analog Input Sense—This pin serves as the reference node for AI <07> when the device is configured for NRSE mode.
AO<07>	AOGND	Output	Analog Output channels 0 through 7. Each channel can source or sink up to 2.5 mA.
AOGND	_	_	Analog Output Ground—The analog output voltages are referenced to this node. All three ground references—AIGND, AOGND, and DGND—are connected to each other on the NI 783x/784x/785x.
Digital Signals (All NI 78xx D	evices)		
DGND			Digital Ground—These pins supply the reference for the digital signals at the I/O connector and the 5 V supply. All three ground references—AIGND, AOGND, and DGND—are connected to each other on the NI 783x/784x/785x.
DIO<039> Connector <03> (NI 781 <i>x</i>)	DGND	Input or Output	Digital I/O signals.
DIO<015> Connector 0 (NI 783 <i>x</i> /784 <i>x</i> /785 <i>x</i>)			
DIO<039> Connector <12> (NI 783 <i>x</i> /784 <i>x</i> /785 <i>x</i>)			

3



Caution Connections that exceed any of the maximum ratings of input or output signals on the NI 78xx can damage the NI 78xx and the computer. Maximum input ratings for each signal are in the *Protection* column of Table A-2. NI is *not* liable for any damage resulting from such signal connections

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time	Bias
+5V	DO	_	_	—	—	_	_
Analog Signals (N	[783x/784x/7	85x Only)					
AI<07>+	AI	10 GΩ in parallel with 100 pF	42/35	_	_	_	±2 nA
AI<07>-	AI	10 GΩ in parallel with 100 pF	42/35	_	_	_	±2 nA
AIGND	AO		_				_
AISENSE	AI	10 GΩ in parallel with 100 pF	42/35	_	_		±2 nA
AO<07>	AO	1.25 Ω	Short circuit to ground	2.5 at 10	2.5 at -10	10 V/µs	—
AOGND	AO	_	_	_	_	_	_
Digital Signals (Al	l NI 78xx Dev	rices)		—	—	—	_
DIO<039> Connector <03> (NI 781 <i>x</i>) DIO<015> Connector 0 (NI 783 <i>x</i> , NI 784 <i>x</i> , and NI 785 <i>x</i>) DIO<039> Connector <12> (NI 783 <i>x</i> , NI 784 <i>x</i> , and NI 785 <i>x</i>)	DIO	_	-0.5 to +7.0 (NI 783 <i>x</i>) -20 to 20 (NI 784 <i>x</i> / NI 785 <i>x</i>)	4.0 at 2.4	4.0 at 0.4		_
AI = Analog Input	AO = Ana	log Output D	IO = Digital Inp	ut/Output D	O = Digital Out	put	

Table A-2.	NI 78xx I/O Signa	al Summary
------------	-------------------	------------

© National Instruments Corporation

Connecting to 5B and SSR Analog Signal Conditioning (NI 783x/784x/785x Only)

NI provides cables that allow you to connect signals from the NI 783*x*/784*x*/785*x* directly to 5B backplanes for analog signal conditioning and SSR backplanes for digital signal conditioning.

The NSC68-262650 cable connects the signals on the NI 783x/784x/785xRMIO connector directly to 5B and SSR backplanes. This cable has a 68-pin male VHDCI connector on one end that plugs into the NI 783x/784x/785x RMIO connector. The other end of this cable provides two 26-pin female headers plus one 50-pin female header.

One of the 26-pin headers contains all the NI 783x/784x/785x analog input signals. You can plug this connector directly into a 5B backplane for analog input signal conditioning. The NI 783x/784x/785x AI<0..*n*> correspond to the 5B backplane channels <0..*n*> in sequential order. Configure the AI channels to use the NRSE input mode when using 5B signal conditioning.

The other 26-pin header contains all the NI 783x/784x/785x analog output signals. You can plug this connector directly into a 5B backplane for AO signal conditioning. The NI 783x/784x/785x AO<0..*n*> correspond to the 5B backplane channels <0..*n*> in sequential order.

The 50-pin header contains the 16 DIO lines available on the NI 783x/784x/785x RMIO connector. You can plug this header directly into an SSR backplane for digital signal conditioning. DIO lines <0..15> correspond to the 5B backplane Slots <0..15> in sequential order.

The 5B connector pinouts are compatible with 8-channel 5B08 backplanes and 16-channel 5B01 backplanes. The NI 7830 can accept analog input from the first four channels of a 16-channel backplane. The NI 7831/7833/784*x*/785*x* can accept analog input from the first eight channels of a 16-channel backplane. The SSR connector pinout is compatible with 8-, 16-, 24-, and 32-channel SSR backplanes. You can connect to an SSR backplane containing a number of channels unequal to the 16 DIO lines available on the 50-pin header. In this case, you have access to only the channels that exist on both the SSR backplane and the NSC68-262650 cable 50-pin header.

Appendix A Connecting I/O Signals

								No Connect	1	2	No Connect
								No Connect	3	4	No Connect
								No Connect	5	6	No Connect
								No Connect	7	8	No Connect
								No Connect	9	10	No Connect
								No Connect	11	12	No Connect
								No Connect	13	14	No Connect
								No Connect	15	16	No Connect
								DIO15	17	18	No Connect
								DIO14		20	No Connect
								DIO13	21	22	No Connect
								DIO12	23	24	No Connect
AO0	1	2	No Connect	Al0+	1	2	AI0–	DIO11	25	26	No Connect
AOGND0	3	4	No Connect	AIGND0	3	4	Al1–	DIO10		28	No Connect
AO1	5	6	AOGND1	Al1+	5	6	AIGND1	DIO9	29	30	No Connect
AO2	7	8	No Connect	Al2+	7	8	AI2-	DIO8	31	32	No Connect
AOGND2	9	10	No Connect	AIGND2	9	10	AI3–	DIO7	33	34	No Connect
AO3	11	12	AOGND3	AI3+	11	12	AIGND3	DIO6	35	36	DGND
AO4	13	14	No Connect	Al4+	13	14	AI4–	DIO5	37	38	DGND
AOGND4	15	16	No Connect	AIGND4	15	16	AI5-	DIO4	39	40	DGND
AO5	17	18	AOGND5	AI5+	17	18	AIGND5	DIO3	41	42	DGND
AO6	19	20	No Connect	Al6+	19	20	AI6-	DIO2	43	44	DGND
AOGND6	21	22	No Connect	AIGND6	21	22	AI7-	DIO1	45	46	DGND
AO7	23	24	AOGND7	AI7+	23	24	AIGND7	DIO0	47	48	DGND
No Connect	25	26	No Connect	AISENSE	25	26	No Connect	+5V	49	50	DGND
										_	
AO 0							ector				nector
Pin Assignment			Pin	ASS	ignn	hent	Pin	ASS	ignn	nent	

Figure A-3 shows the connector pinouts when using the NSC68-262650 cable.

Figure A-3. Connector Pinouts when Using NSC68-262650 Cable

Connecting to SSR Digital Signal Conditioning

NI provides cables that allow you to connect signals from the NI 78*xx* directly to SSR backplanes for digital signal conditioning.

The NSC68-5050 cable connects the signals on the NI 78xx RDIO connectors directly to SSR backplanes for digital signal conditioning. This cable has a 68-pin male VHDCI connector on one end that plugs into the NI 78xx RDIO connectors. The other end of this cable provides two 50-pin female headers.

Appendix A Connecting I/O Signals

You can plug each of these 50-pin headers directly into an 8-, 16-, 24-, or 32-channel SSR backplane for digital signal conditioning. One of the 50-pin headers contains DIO<0..23> from the NI 78xx RDIO connector. These lines correspond to Slots <0..23> on an SSR backplane in sequential order. The other 50-pin header contains DIO<24..39> from the NI 78xx RDIO connector. These lines correspond to Slots <0..15> on an SSR backplane in sequential order. These lines correspond to Slots <0..15> on an SSR backplane containing a number of channels unequal to the number of lines on the NSC68-5050 cable header. In this case, you have access only to the channels that exist on both the SSR backplane and the NSC68-5050 cable header you are using.

Figure A-4 shows the connector pinouts when using the NSC68-5050 cable.

DIO23	1 2	No Connect	No Connect	1 2	No Connect
DIO22	3 4	No Connect	No Connect	3 4	No Connect
DIO21	5 6	No Connect	No Connect	5 6	No Connect
DIO20	7 8	No Connect	No Connect	7 8	No Connect
DIO19	9 10	No Connect	No Connect	9 10	No Connect
DIO18	11 12	No Connect	No Connect	11 12	No Connect
DIO17	13 14	No Connect	No Connect	13 14	No Connect
DIO16	15 10	No Connect	No Connect	15 16	No Connect
DIO15	17 18	No Connect	DIO39	17 18	No Connect
DIO14	19 20	DGND	DIO38	19 20	No Connect
DIO13	21 22	DGND	DIO37	21 22	No Connect
DIO12	23 24	DGND	DIO36	23 24	No Connect
DIO11	25 20	DGND	DIO35	25 26	No Connect
DIO10	27 28	DGND	DIO34	27 28	No Connect
DIO9	29 30	DGND	DIO33	29 30	No Connect
DIO8	31 32	DGND	DIO32	31 32	DGND
DIO7	33 34	DGND	DIO31	33 34	DGND
DIO6	35 30	DGND	DIO30	35 36	DGND
DIO5	37 38	DGND	DIO29	37 38	DGND
DIO4	39 40	DGND	DIO28	39 40	DGND
DIO3	41 42	DGND	DIO27	41 42	DGND
DIO2	43 44	DGND	DIO26	43 44	DGND
DIO1	45 40	DGND	DIO25	45 46	DGND
DIO0	47 48	DGND	DIO24	47 48	DGND
+5V	49 50	DGND	+5V	49 50	DGND
DIO)–23 Co	nnector	DIO 24	4–39 Col	nnector
Pir	n Assigr	ment	Pin	n Assignn	nent
	•			-	

Figure A-4. Connector Pinouts when Using the NSC68-5050 Cable

Multifunction Reconfigurable I/O User Manual

Using the SCB-68 Shielded Connector Block

This appendix describes how to connect input and output signals to the NI 78xx with the SCB-68 shielded connector block.

The SCB-68 has 68 screw terminals for I/O signal connections. To use the SCB-68 with the NI 78*xx*, you must configure the SCB-68 as a general-purpose connector block. Refer to Figure B-1 for the general-purpose switch configuration.




Figure B-1. General-Purpose Switch Configuration for the SCB-68 Terminal Block

After configuring the SCB-68 switches, you can connect the I/O signals to the SCB-68 screw terminals. Refer to Appendix A, *Connecting I/O Signals*, for the connector pin assignments for the NI 78*xx*. After connecting I/O signals to the SCB-68 screw terminals, you can connect the SCB-68 to the with the SHC68-68-RMIO (for Connector 0 on the NI 783*x*/784*x*/785*x*) or SHC68-68-RDIO (Connector <0..3> on the NI 781*x* and Connector <1..2> on the NI 783*x*/784*x*/785*x*) shielded cables.

C

Technical Support and Professional Services

Visit the following sections of the award-winning NI website at ni.com for technical support and professional services:

- Support—Technical support at ni.com/support includes the following resources:
 - Self-Help Technical Resources—For answers and solutions, visit ni.com/support for software drivers and updates, a searchable KnowledgeBase, product manuals, step-by-step troubleshooting wizards, thousands of example programs, tutorials, application notes, instrument drivers, and so on. Registered users also receive access to the NI Discussion Forums at ni.com/forums. NI Applications Engineers make sure every question submitted online receives an answer.
 - Standard Service Program Membership—This program entitles members to direct access to NI Applications Engineers via phone and email for one-to-one technical support as well as exclusive access to on demand training modules via the Services Resource Center. NI offers complementary membership for a full year after purchase, after which you may renew to continue your benefits.
 - For information about other technical support options in your area, visit ni.com/services, or contact your local office at ni.com/contact.
- **Training and Certification**—Visit ni.com/training for self-paced training, eLearning virtual classrooms, interactive CDs, and Certification program information. You also can register for instructor-led, hands-on courses at locations around the world.
- System Integration—If you have time constraints, limited in-house technical resources, or other project challenges, National Instruments Alliance Partner members can help. To learn more, call your local NI office or visit ni.com/alliance.

- Declaration of Conformity (DoC)—A DoC is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification.
- Calibration Certificate—If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

If you searched ni.com and could not find the answers you need, contact your local office or NI corporate headquarters. Phone numbers for our worldwide offices are listed at the front of this manual. You also can visit the Worldwide Offices section of ni.com/niglobal to access the branch office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

Symbol	Prefix	Value
р	pico	10-12
n	nano	10-9
μ	micro	10-6
m	milli	10-3
k	kilo	103
М	mega	106
G	giga	109

Numbers/Symbols

0	Degrees.
>	Greater than.
≥	Greater than or equal to.
<	Less than.
≤	Less than or equal to.
_	Negative of, or minus.
Ω	Ohms.
/	Per.
%	Percent.
±	Plus or minus.
+	Positive of, or plus.
	Square root of.
+5V	+5 VDC source signal.

© National Instruments Corporation

Multifunction Reconfigurable I/O User Manual

A А Amperes. A/D Analog-to-digital. AC Alternating current. Analog-to-digital converter-An electronic device, often an integrated ADC circuit, that converts an analog voltage to a digital number. AI Analog input. AI < i >Analog input channel signal. AIGND Analog input ground signal. AISENSE Analog input sense signal. AO Analog output. AO < i >Analog output channel signal. AOGND Analog output ground signal. B bipolar A signal range that includes both positive and negative values (for example, -5 to +5 V). C С Celsius. CalDAC Calibration DAC. CH Channel-Pin or wire lead to which you apply or from which you read the analog or digital signal. Analog signals can be single-ended or differential. For digital signals, you group channels to form ports. Ports usually consist

cm

Centimeter.

of either four or eight digital channels.

G-2

© National Instruments Corporation

CMOS	Complementary metal-oxide semiconductor.
CMRR	Common-mode rejection ratio—A measure of an instrument's ability to reject interference from a common-mode signal, usually expressed in decibels (dB).
common-mode voltage	Any voltage present at the instrumentation amplifier inputs with respect to amplifier ground.
CompactPCI	Refers to the core specification defined by the PCI Industrial Computer Manufacturer's Group (PICMG).
D	
D/A	Digital-to-analog.
DAC	Digital-to-analog converter—An electronic device, often an integrated circuit, that converts a digital number into a corresponding analog voltage or current.
DAQ	Data acquisition—A system that uses the computer to collect, receive, and generate electrical signals.
dB	Decibel—The unit for expressing a logarithmic measure of the ratio of two signal levels: $dB = 20\log_{10} V1/V2$, for signals in volts.
DC	Direct current.
DGND	Digital ground signal.
DIFF	Differential mode.
DIO	Digital input/output.
DIO <i></i>	Digital input/output channel signal.
DMA	Direct memory access—A method by which data can be transferred to/from computer memory from/to a device or memory on the bus while the processor does something else. DMA is the fastest method of transferring data to/from computer memory.
DNL	Differential nonlinearity—A measure in LSB of the worst-case deviation of code widths from their ideal value of 1 LSB.
DO	Digital output.

Ε

EEPROM	Electrically erasable programmable read-only memory—ROM that can be erased with an electrical signal and reprogrammed.
F	
FPGA	Field-Programmable Gate Array.
FPGA VI	A configuration that is downloaded to the FPGA and that determines the functionality of the hardware.
G	
glitch	An unwanted signal excursion of short duration that is usually unavoidable.
н	
h	Hour.
HIL	Hardware-in-the-loop.
Hz	Hertz.
I	
I/O	Input/output—The transfer of data to/from a computer system involving communications channels, operator interface devices, and/or data acquisition and control interfaces.
INL	Relative accuracy.
L	
LabVIEW	Laboratory Virtual Instrument Engineering Workbench. LabVIEW is a graphical programming language that uses icons instead of lines of text to create programs.
LSB	Least significant bit.

Multifunction Reconfigurable I/O User Manual

G-4

М

m	Meter.
max	Maximum.
min	Minimum.
MIO	Multifunction I/O.
monotonicity	A characteristic of a DAC in which the analog output always increases as the values of the digital code input to it increase.
mux	Multiplexer—A switching device with multiple inputs that sequentially connects each of its inputs to its output, typically at high speeds, in order to measure several signals with a single analog input channel.
N	
noise	An undesirable electrical signal—Noise comes from external sources such as the AC power line, motors, generators, transformers, fluorescent lights, CRT displays, computers, electrical storms, welders, radio transmitters, and internal sources such as semiconductors, resistors, and capacitors. Noise corrupts signals you are trying to send or receive.
NRSE	Nonreferenced single-ended mode—All measurements are made with respect to a common (NRSE) measurement system reference, but the voltage at this reference can vary with respect to the measurement system ground.
0	
OUT	Output pin—A counter output pin where the counter can generate various TTL pulse waveforms.

Ρ

PCI	Peripheral Component Interconnect—A high-performance expansion bus architecture originally developed by Intel to replace ISA and EISA. It is achieving widespread acceptance as a standard for PCs and work-stations. PCI offers a theoretical maximum transfer rate of 132 MB/s.
PCI Express	Peripheral Component Interconnect Express— A version of PCI that maintains the PCI software usage model and replaces the physical bus with a high-speed serial bus serving multiple lanes.
port	(1) A communications connection on a computer or a remote controller.(2) A digital port, consisting of four or eight lines of digital input and/or output.
pu	Pull-up.
PWM	Pulse-width modulation.
PXI	PCI eXtensions for Instrumentation—An open specification that builds off the CompactPCI specification by adding instrumentation-specific features.
R	
RAM	Random-access memory—The generic term for the read/write memory that is used in computers. RAM allows bits and bytes to be written to it as well as read from. Various types of RAM are DRAM, EDO RAM, SRAM, and VRAM.
resolution	The smallest signal increment that can be detected by a measurement system. Resolution can be expressed in bits, in proportions, or in percent of full scale. For example, a system has 12-bit resolution, one part in 4,096 resolution, and 0.0244% of full scale.
RIO	Reconfigurable I/O.
rms	Root mean square.
RSE	Referenced single-ended mode—All measurements are made with respect to a common reference measurement system or a ground. Also called a grounded measurement system.
RTSI	Real-time system integration bus—The timing and triggering bus that connects multiple devices directly. This allows for hardware synchronization across devices.

© National Instruments Corporation

S

S	Seconds.
S	Samples.
S/s	Samples per second—Used to express the rate at which a DAQ board samples an analog signal.
signal conditioning	The manipulation of signals to prepare them for digitizing.
slew rate	The voltage rate of change as a function of time. The maximum slew rate of an amplifier is often a key specification to its performance. Slew rate limitations are first seen as distortion at higher signal frequencies.
т	
THD	Total harmonic distortion—The ratio of the total rms signal due to harmonic distortion to the overall rms signal, in decibel or a percentage.
thermocouple	A temperature sensor created by joining two dissimilar metals. The junction produces a small voltage as a function of the temperature.
TTL	Transistor-transistor logic.
two's complement	Given a number <i>x</i> expressed in base 2 with <i>n</i> digits to the left of the radix point, the (base 2) number $2n - x$.
V	
V	Volts.
VDC	Volts direct current.
VHDCI	Very high density cabled interconnect.
VI	Virtual instrument—Program in LabVIEW that models the appearance and function of a physical instrument.
V _{IH}	Volts, input high.
V _{IL}	Volts, input low.

V _{OH}	Volts, output high.
V _{OL}	Volts, output low.
V _{rms}	Volts, root mean square.
W	
waveform	Multiple voltage readings taken at a specific sampling rate.